纪卓然
Visit:次
Paper Publications
Home
Compiler-Directed Incremental Checkpointing for Low Latency GPU Preemption
  • Affiliation of Author(s):
    网络空间安全学院（研究院）
  • First Author:
    纪卓然
  • Document Code:
    0E0DB16EF895404BBA8EBF6AE0E64E5A
  • Number of Words:
    3000
  • Translation or Not:
    no
  • Date of Publication:
    2022-05-30

Pre One:Momentum-driven adaptive synchronization model for distributed DNN training on HPC clusters

Next One:Optimizing Aggregate Computation of Graph Neural Networks with on-GPU Interpreter-Style Programming

Copyright All Rights Reserved Shandong University Address: No. 27 Shanda South Road, Jinan City, Shandong Province, China: 250100
Information desk: (86) - 0531-88395114
On Duty Telephone: (86) - 0531-88364731 Construction and Maintenance: Information Work Office of Shandong University