韩琳
Professor
Visit:次
Paper Publications
Home
Low Lattice Mismatch InSe-Se Vertical Van der Waals Heterostructure for High-performance Transistors via Strong Fermi-Level Depinning
  • Institution:
    海洋研究院
  • Title of Paper:
    Low Lattice Mismatch InSe-Se Vertical Van der Waals Heterostructure for High-performance Transistors via Strong Fermi-Level Depinning
  • Journal:
    Small Methods
  • Key Words:
    contact engineering;field-effect transistors;InSe;van der Waals heterostructures
  • First Author:
    Jiang, Jianfeng
  • Document Code:
    1395241502623404033
  • Volume:
    4
  • Issue:
    8
  • Number of Words:
    20
  • Translation or Not:
    No
  • Date of Publication:
    2020-08
  • Release Time:
    2025-09-22
Copyright All Rights Reserved Shandong University Address: No. 27 Shanda South Road, Jinan City, Shandong Province, China: 250100
Information desk: (86) - 0531-88395114
On Duty Telephone: (86) - 0531-88364731 Construction and Maintenance: Information Work Office of Shandong University