B4INNUIBnzVcbT0XeViLhIXRBPJZf2fi3bEK9O47BDDgq1hBGmTICGjtcyOF

Paper Publications

Home >> Papers

A 55-nm Three-Stage Operational Transconductance Amplifier With Single Cascode Miller Compensation for Large Capacitive Loads

Release Time:2024-01-06| Hits:

Institution:集成电路学院

Title of Paper:A 55-nm Three-Stage Operational Transconductance Amplifier With Single Cascode Miller Compensation for Large Capacitive Loads

Journal:IEEE Transactions on Very Large Scale Integration (VLSI) Systems

First Author:周冉冉

Document Code:1737382868593078274

Volume:31

Issue:12

Page Number:1970

Number of Words:7

Translation or Not:No

Date of Publication:2023-12

Release Time:2024-01-06

Prev One:
A multi-class ECG signal classifier using a binarized depthwise separable CNN with the merged convolution–pooling method
Next One:
A 55 nm CMOS RF Transmitter Front-End with an Active Mixer and a Class-E Power Amplifier for 433 MHz ISM Band Applications

中文    |   MOBILE Version   |   Login   |   SDU   

Copyright All Rights Reserved Shandong University Address: No. 27 Shanda South Road, Jinan City, Shandong Province, China: 250100
Information desk: (86) - 0531-88395114
On Duty Telephone: (86) - 0531-88364731 Construction and Maintenance: Information Work Office of Shandong University

Click: Times

The Open Time: --

The Last Update Time: --